If you have questions about the product, or encounter any, you can register the site account,
Then go to the technical support forum to ask for help.


  • Compliant with DisplayPort(DP) specification version 1.2

  • Support 2 Main Link Lanes at either 1.62Gb/s or 2.7Gb/s link rate

  • Support HDTV format (YPbPr output) for 480p, 576p, 720p, 1080i and 1080P

  • HDCP engine compliant with HDCP 1.3 specification with internal HDCP Keys

  • On-chip Audio Decoder which support 2 channel IIS/S/PDIF audio output

  • Embedded MCU to handle the control logic

  • Support device boot up by automatically loading firmware from on-chip flash Boot ROM

  • Integrated EDID Buffer

  • Supports Enhanced Framing Mode

  • 2 work modes: connect 27MHz crystal, inject 27MHz clock

  • TV connection detection supported

  • DP input detection supported

  • Support RGB to YCC conversion in ITU-R BT.601 and 709 color space

  • Support Auto Power Saving mode and low stand-by current

  • Support Spread Spectrum Clocking (de-spreading) for EMI reduction

  • DP AUX channel and IIC slave interface are available for firmware update and debug

  • Low power architecture

  • RoHS compliant and Halogen free package

  • Offered in 40-Pin QFN package (6 x 6 mm)


Chrontel’s CH7519 is a low-cost, low-power semiconductor device that translates the DisplayPort signal to the YPbPr . This innovative DisplayPort receiver with integrated HDTV encoder and three separate 9-bit video Digital-to-Analog Converters (DACs) is specially designed to target the DisplayPort Docking Station, Automobile Entertainment Device, Notebook/Ultrabook and PC market segments. Through the CH7519 ’s advanced decoding / encoding algorithm, the input DisplayPort high-speed serialized multimedia data can be seamlessly converted to HDTV video and IIS or SPDIF audio output.

The CH7519 is compliant with the DisplayPort Specification 1.2. With internal HDCP key Integrated, the device support HDCP 1.3 specifications. In the device’s receiver block, which supports two DisplayPort Main Link Lanes input with data rate running at either 1.62Gb/s or 2.7Gb/s, can accept RGB digital formats in either 18- bit 6:6:6 or 24-bit 8:8:8, and converted the input signal to YPbPr. Leveraging the DisplayPort’s unique source/sink “Link Training” routine, the CH7519 is capable of instantly bring up the video display to the analog HDTV when the initialization process is completed between CH7519 and the graphic chip.

The DACs are based on current source architecture. With sophisticated MCU and the Boot ROM embedded, CH7519 supports auto-boot and EDID buffer. After the configuration by firmware, which is auto loaded from Boot ROM, CH7519 can support DP input detection, TV connection detection, and determine to enter into Power saving mode automatically.

Structure diagram

Application Desc


Technical Report



Input Interface eDP/DP

Output Interface TTL / YCbCr

Audio Interface IIS, SPDIF Output

Other features  No

Package Type QFN40


Part NumberPackage TypeOperating Temperature RangeMinimum Order Quantity

CH7519A-BF40 QFN, Lead-freeCommercial : -20 to 70°C490/Tray

CH7519A-BFI40 QFN, Lead-freeIndustrial : -40 to 85°C490/Tray




About Chrontel Overview Chrontel, headquartered in San Jose, California, is a privately-held company with over 130 employees worldwide. Incorporated in 1986, the company develops and markets mixed-signal integrated circuits for the PC, display and consumer mark...


Address:2210 O’Toole Ave. Suite 100, San Jose, CA 95131-1326

TEL: (408) 383-9328

FAX: (408) 383-9338

Copyright © 1998-2017 Chrontel, Inc. All Rights Reserved.          Privacy protection Legal statement