Device Status : ACTIVE
 
 
Features
  • Supports Macrovision™ 7.X anti-copy protection
  • Pin and function compatible with CH7003
  • Universal digital interface accepts YCrCb (CCIR601 or 656) or RGB (15, 16 or 24-bit) video data in both non-interlaced and interlaced formats
  • True scale rendering engine supports underscan operations for various graphics resolutions
  • Enhanced text sharpness and adaptive flicker removal with up to 5-lines of filtering
  • Enhanced dot crawl control and area reduction
  • Fully programmable through serial port
  • Supports NTSC, NTSC-EIA (Japan), and PAL (B, D, G, H, I, M and N) TV formats
  • Provides Composite, S-Video and SCART outputs
  • Auto-detection of TV presence
  • Supports VBI pass-through
  • Programmable power management
  • 9-bit video DAC outputs
  • Complete Windows and DOS driver software
  • Offered in 44-pin PLCC, 44-pin LQFP

Description

Chrontel's CH7004 digital PC to TV encoder is a stand-alone integrated circuit which provides a PC 99 compliant solution for TV output. It provides a universal digital input port to accept a pixel data stream from a compatible VGA controller (or equivalent) and converts this directly into NTSC or PAL TV format.

This circuit integrates a digital NTSC/PAL encoder with 9-bit DAC interface, and new adaptive flicker filter, and high accuracy low-jitter phase locked loop to create outstanding quality video. Through its true scale scaling and de-flickering engine, the CH7004 supports full vertical and horizontal underscan capability and operates in 5 different resolutions including 640x480 and 800x600.

A new universal digital interface along with full programmability make the CH7004 ideal for system-level PC solutions. All features are software programmable through a standard serial port, to enable a complete PC solution using a TV as the primary display.

 

* Terms and Conditions of Sales

Datasheets
Click here to open the CH7004 Full Data Sheet (397 KB, 4/25/01)
Download free Acrobat Reader to view PDF files. Get Adobe Reader
Application Notes
Crystal Oscillator, AN-06.pdf (50 KB, 7/26/01)
PCB Layout considerations for CH7004, AN-24.pdf (16 KB)
Recommendation of Composite & S-Video in single connector for CH7004, AN-27.pdf (20 KB, 4/25/01)
CRT discharge protection, AN-38.pdf
CH7004 Registers Read/Write Operation, AN-47.pdf (73 KB, 4/25/01)
Composite & S-Video in Single Connector for CH7004 Using DACs Switching Method, AN-49.pdf (23 KB, 4/3/01)
Technical Bulletins
Crystal specifications for Macrovision™ approval, TB-12.pdf (9 KB)
Interface between CH7004 and 3.3V device, TB-13.pdf (18 KB)
Crystal specifications, TB-15.pdf (17 KB)
AC coupling on clock line, TB-17.pdf (12 KB)
A list of different for the CH7004, CH7005 and CH7007, TB-18.pdf (15 KB)
Serial Port tranreceiver with CH7004 under multiple display environment, TB-20.pdf (12 KB)
Serial port operation for CH7004, TB-22.pdf (41 KB)
CH700x Reconstruction filter, TB-24.pdf (16 KB)
A guideline to minimize noise in TV Encoder Caused by noisy DC power source, TB-28.pdf (18 KB)
Input/Output Timing Diagram of CH7004 TV Encoders, TB-29.pdf (27 KB)
A Guideline to Reliably Minimize Noise Embedding in PLL Power Source, TB-30.pdf (15 KB)
Explanation for the Flickering Display Using Multi-sync TV in PAL Modes, TB-34.pdf (17 KB, 5/8/01)
A Special Treatment for H Sync in Sync-Master Mode, TB-35.pdf (33 KB, 5/30/01)
A Guideline to Measure Crystal and Color-Burst Frequencies, TB-37.pdf (20 KB, 9/17/01)
Limitation of SDTV Encoder Scaling Engine, TB-47.pdf (7/2/04)

CH7004 Product Support Request

Name:  
Organization:  
Work Phone:  
E-mail:  
Description of Request:  

Our Technical Support team will provide you with accurate and
prompt responses to your design-in and development needs.

Copyright © 1998-2008 Chrontel, Inc. All Rights Reserved.